PATENT Fujitsu Ref. No.: 02-51786

App. Ser. No.: 10/719,282

IN THE CLAIMS:

Please find below a listing of all pending claims. The statuses of the claims are set forth in parentheses. For those currently amended claims, <u>underlined</u> emphasis indicates insertions and strikethrough emphasis (and/or double brackets) indicates deletions.

 (Currently Amended) A synchronous network establishing method of establishing a synchronous network in which a node apparatus conforming to a first synchronization scheme and a node apparatus conforming to a second synchronization scheme co-reside, wherein the first synchronization scheme and the second synchronization scheme <u>are SDH and SONET, respectively, and</u> implement different synchronous state indication codes for establishing the synchronous network, said method comprising:

receiving a first state indication code used by the first synchronization scheme to indicate a state of a clock signal with respect to each of a plurality of clock signals employed in the first synchronization scheme;

converting the first synchronous state indication code used by the first synchronization scheme into a second synchronous state indication code used by the second synchronization scheme when the node apparatus conforming to the second synchronization scheme receives the first synchronous state indication code from the node apparatus conforming to the first synchronization scheme, the second synchronous state indication code being used by the second synchronization scheme to indicate a state of a clock signal with respect to each of the plurality of clock signals employed in the second synchronization scheme, wherein the first synchronous state indication code is converted into the second synchronous state indication code by use of a conversion table such that plural values of the first synchronous state indication code different from each other are assigned to respective values of the second synchronous state indication code different from

PATENT Fujitsu Ref. No.: 02-51786

App. Ser. No.: 10/719,282

each other, the first synchronous state indication code being SSM code of the SDH, and the second synchronous state indication code being SSM code of the SONET.

2. (Previously Presented) The synchronous network establishing method as claimed in claim 1. further comprising:

including the first synchronous state indication code that is supplied from the node apparatus conforming to one of the first scheme and the second scheme in an empty bit of the converted second synchronous state indication code.

3. (Previously Presented) The synchronous network establishing method as claimed in claim 1, further comprising:

using a pre-converted synchronous state indication code included in an empty bit of the first synchronous state indication code that is supplied from the node apparatus conforming to one of the first scheme and the second scheme.

4. (Currently Amended) A node apparatus for connection to a network and conforming to a given one of a first synchronization scheme and a second synchronization scheme that is connected to a counterpart node apparatus conforming to the other one of the first synchronization scheme and the second synchronization scheme, wherein the first synchronization scheme and the second synchronization scheme are SDH and SONET, respectively, and implement different synchronous state indication codes for establishing a synchronous network, said node apparatus comprising:

a receiving unit to receive a synchronous state indication code used by said other one of the first synchronization scheme and the second synchronization scheme to indicate a state of a clock signal with respect to each of a plurality of clock signals employed in said other one of the first synchronization scheme and the second synchronization scheme;

PATENT

Fujitsu Ref. No.: 02-51786 App. Ser. No.: 10/719,282

a synchronous state indication code converting unit to convert the synchronous state indication code used by said other one of the first synchronization scheme and the second synchronization scheme supplied from the counterpart node apparatus into a synchronous state indication code used by said given one of the first synchronization scheme and the second synchronization scheme, the synchronous state indication code used by said given one of the first synchronization scheme and the second synchronization scheme being used to indicate a state of a clock signal with respect to each of the plurality of clock signals employed in said given one of the first synchronization scheme and the second synchronization scheme and the second synchronization scheme: and

a PLL circuit to receive one of the clock signals and generate another clock signal in sync with the received one of the clock signals,

wherein the conversion of the synchronous state indication code is performed by use of a conversion table such that plural values of the synchronous state indication code different from each other used by said other one of the first synchronization scheme and the second synchronization scheme are assigned to respective values of the synchronous state indication code different from each other used by said given one of the first synchronization scheme and the second synchronization scheme, the synchronous state indication code used by the first synchronization scheme being SSM code of the SDH, and the synchronous state indication code used by the second synchronization scheme being SSM code of the SDH.

(Previously Presented) The node apparatus as claimed in claim 4, further comprising:

a selecting unit to select one of the synchronous state indication code supplied from the counterpart node apparatus and the converted synchronous state indication code obtained by the synchronous state indication code converting unit. **PATENT** Fujitsu Ref. No.: 02-51786

App. Ser. No.: 10/719,282

(Previously Presented) The node apparatus as claimed in claim 5, wherein the selecting unit administers switching according to a switching instruction signal.

- 7. (Previously Presented) The node apparatus as claimed in claim 5, further comprising:
 - a switch unit to instruct a switching of the selecting unit.
- 8. (Previously Presented) The node apparatus as claimed in claim 5, further comprising:
- a switching instruction unit to detect a bit of a signal supplied from the counterpart node apparatus to determine which of the first scheme and the second scheme said counterpart node apparatus conforms to, and to instruct a switching of the selecting unit based on the determination.
- (Previously Presented) The node apparatus as claimed in claim 4, wherein a content to be converted by the synchronous state indication code converting unit can be arbitrarily changed.